Scan driving circuit for oxide semiconductor thin film transistors

ABSTRACT

A scan driving circuit for oxide semiconductor thin film transistors includes a pull-down holding circuit part including a first pull-down holding module and a second pull-down holding module to help extend the lifetime of the circuit. The first pull-down holding module includes a first main inverter and a first auxiliary inverter introducing a constant low voltage level. The second pull-down holding module includes a second main inverter and a second auxiliary inverter introducing a constant low voltage level. The constant low voltage level is set lower than a second negative voltage level, which is in turn lower than a first negative voltage level. An influence of electrical property of the oxide semiconductor thin film transistors on the scan driving circuit, particularly poor functioning resulting from an electric leakage issue, can be prevented.

CROSS REFERENCE TO RELATED APPLICATIONS

This is a divisional application of co-pending U.S. patent application Ser. No. 14/424,399, filed on Feb. 26, 2015, which is a national stage of PCT application No. PCT/CN2015/072362, filed on Feb. 6, 2015, claiming foreign priority of Chinese Patent Application No. 201410626029.0, filed on Nov. 7, 2014.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a display skill field, and more particularly to a scan driving circuit for the oxide semiconductor thin film transistors.

2. The Related Arts

GOA (Gate Drive On Array) is to manufacture the gate driver on the array substrate by utilizing the Thin Film Transistor (TFT) liquid crystal display array process for achieving the driving method of scanning line by line.

Generally, the GOA circuit comprises a pull-up part, a pull-up controlling part, a transfer part, a pull-down part, a pull-down holding part and a boost part in charge of boosting voltage level. The boost part generally comprises a bootstrap capacitor.

The pull-up part is mainly in charge of outputting the inputted clock signal (Clock) to the gate of the thin film transistor as being the driving signals of the liquid crystal display. The pull-up control part is mainly in charge of activating the pull-up part, and is generally functioned by the signal transferred from the former GOA circuit. The pull-down part is mainly in charge of rapidly pulling down the scan signal (i.e. the voltage level of the gate of the thin film transistor) to be low voltage level after outputting the scanning signal. The pull-down holding circuit part is mainly in charge of maintaining the scanning signal and the signal of the pull-up part in an off state (i.e. the set negative voltage level). The boost part is mainly in charge of performing a second boost to the voltage level of the pull-up part for ensuring the normal output of the pull-up part.

With the development of the oxide semiconductor thin film transistor, the peripheral circuit around the panel corresponding to the oxide semiconductor also becomes the focus that people pay lots of attentions. Because the carrier mobility of the oxide semiconductor thin film transistor is 20-30 times of the amorphous silicon thin film transistor, which is capable of magnificently raising the charging/discharging rate of TFT to the pixel electrodes to promote the response speed of the pixels and to realize faster refreshing rate. In the mean time, the line scan rate of the pixels also can be significantly promoted to make the production of the flat panel display with ultra high resolution possible. Therefore, the GOA circuit of oxide semiconductor thin film transistor has potential to replace the GOA circuit of amorphous silicon thin film transistor. In prior arts, only few developments are proceeded with for focusing on the GOA circuit of oxide semiconductor thin film transistor. Particularly, many problems caused by the electrical property of the oxide thin film transistors themselves have to be overcome. For instance: threshold voltage is generally larger than 0V in the electrical property of the traditional amorphous silicon thin film transistor and the swing of the subthreshold range voltage is relatively larger than the electrical current. Thereby, in the design of the circuit, the generated leakage current is smaller even when the voltage Vgs between the gate and the source is about 0V in some transistors' operations. However, the threshold voltage of the oxide semiconductor thin film transistor is about 0V and the subthreshold range swing is smaller because the material property thereof has significant differences from the amorphous silicon. Many elements may function at Vgs=0V when the GOA circuit is in off state. Accordingly, the design difficulty of a GOA circuit for the oxide semiconductor thin film transistors will be increased. There will be some function issues happening when the design adaptable to the scan driving circuit for the amorphous silicon semiconductors is applied to the oxide semiconductor. Besides, due to some external factor inductions and the stress effect, there will be a tendency that the threshold voltage diminishes toward minus value to the oxide semiconductor thin film transistor, which may directly results in malfunction of the GOA circuit for the oxide semiconductor thin film transistors. Therefore, the influence of the element property to the GOA circuit has to be considered as designing the circuit.

SUMMARY OF THE INVENTION

An objective of the present invention is to provide a scan driving circuit for the oxide semiconductor thin film transistors to eliminate the influence of electrical property of the oxide semiconductor thin film transistors to the GOA driving circuit, particularly the bad function due to the electric leakage issue for solving issues that the pull-down holding circuit part in the scan driving circuit for the oxide thin film transistors cannot be at higher voltage level in a non-functioning period.

For realizing the aforesaid objective, the present invention provides a scan driving circuit for the oxide semiconductor thin film transistors, comprising a plurality of GOA units which are cascade connected, and N is set to be a positive integer and the Nth GOA unit comprises a pull-up control part, a pull-up part, a transfer part, a first pull-down part, a bootstrap capacitor part and a pull-down holding part;

the pull-up control part comprises an eleventh transistor, and a gate of the eleventh transistor is electrically coupled to a driving output end of a N−1th GOA unit which is the former stage of the Nth GOA unit, and a drain is electrically coupled to an output end of the N−1th GOA unit which is the former stage of the Nth GOA unit, and a source is electrically coupled to a first node;

the first pull-down part comprises a forty-first transistor, and a gate of the forty-first transistor is electrically coupled to a M+2 set clock signal, and a drain is electrically coupled to the first node, and a source is electrically coupled to a second negative voltage level or an output end;

the pull-down holding circuit part comprises: a first pull-down holding module and a second pull-down holding module, the first pull-down holding module and the second pull-down holding module alternately work;

the first pull-down holding module comprises a fifty-first transistor, and both a gate and a drain of the fifty-first transistor are electrically coupled to a first low frequency clock signal source, and a source is electrically coupled to a sixth node; a fifty-second transistor, and a gate of the fifty-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the sixth node, and a source is electrically coupled to a first negative voltage level; a fifty-third transistor, and a gate of the fifty-third transistor is electrically coupled to the sixth node, and a drain is electrically coupled to the first low frequency clock signal source, and a source is electrically coupled to a second node; a fifty-fourth transistor, and a gate of the fifty-fourth transistor is electrically coupled to the first node, and a drain is electrically coupled to the second node, and a source is electrically coupled to a third node; a seventy-third transistor, and a gate of the seventy-third transistor is electrically coupled to the sixth node, and a drain is electrically coupled to the first low frequency clock signal source, and a source is electrically coupled to the third node; a seventy-fourth transistor, and a gate of the seventy-fourth transistor is electrically coupled to the first node, and a drain is electrically coupled to the third node, and a source is electrically coupled to a constant low voltage level; a forty-second transistor, and a gate of the forty-second transistor is electrically coupled to the second node, and a drain is electrically coupled to the first node, and a source is electrically coupled to the second negative voltage level; a thirty-second transistor, and a gate of the thirty-second transistor is electrically coupled to the second node, and a drain is electrically coupled to the output end, and a source is electrically coupled to the first negative voltage level;

the fifty-first transistor, the fifty-second transistor, the fifty-third transistor, the fifty-fourth transistor construct a first main inverter, and the first main inverter is employed to control the thirty-second transistor and the forty-second transistor; the seventy-third transistor and the seventy-fourth transistor construct a first auxiliary inverter, and the first auxiliary inverter is employed to provide a low voltage level to the first main inverter in a functioning period, and a high voltage level to the first main inverter in a non-functioning period;

the second pull-down holding module comprises a sixty-first transistor, and both a gate and a drain of the sixty-first transistor are electrically coupled to a second low frequency clock signal source, and a source is electrically coupled to a seventh node; a sixty-second transistor, and a gate of the sixty-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the seventh node, and a source is electrically coupled to a first negative voltage level; a sixty-third transistor, and a gate of the sixty-third transistor is electrically coupled to the seventh node, and a drain is electrically coupled to the second low frequency clock signal source, and a source is electrically coupled to the fourth node; a sixty-fourth transistor, and a gate of the sixty-fourth transistor is electrically coupled to the first node, and a drain is electrically coupled to the fourth node, and a source is electrically coupled to a fifth node; a eighty-third transistor, and a gate of the eighty-third transistor is electrically coupled to the seventh node, and a drain is electrically coupled to the second low frequency clock signal source, and a source is electrically coupled to the fifth node; a eighty-fourth transistor, and a gate of the eighty-fourth transistor is electrically coupled to the first node, and a drain is electrically coupled to the fifth node, and a source is electrically coupled to a constant low voltage level; a forty-third transistor, and a gate of the forty-third transistor is electrically coupled to the fourth node, and a drain is electrically coupled to the first node, and a source is electrically coupled to the second negative voltage level; a thirty-third transistor, and a gate of the thirty-third transistor is electrically coupled to the fourth node, and a drain is electrically coupled to the output end, and a source is electrically coupled to the first negative voltage level;

the sixty-first transistor, the sixty-second transistor, the sixty-third transistor, the sixty-fourth transistor construct a second main inverter, and the second main inverter is employed to control the thirty-third transistor and the forty-third transistor; the eighty-third transistor and the eighty-fourth transistor construct a second auxiliary inverter, and the second auxiliary inverter is employed to provide a low voltage level to the second main inverter in a functioning period, and a high voltage level to the second main inverter in a non-functioning period;

a relation of the first negative voltage level, the second negative voltage level and the constant low voltage level is: the constant low voltage level<the second negative voltage level<the first negative voltage level.

The first auxiliary inverter further comprises a seventy-first transistor, and both a gate and a drain of the seventy-first transistor are electrically coupled to the first low frequency clock signal source, and a source is electrically coupled to the gate of the seventy-third transistor; a seventy-second transistor, and a gate of the seventy-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the gate of the seventy-third transistor, and a source is electrically coupled to the constant low voltage level; and the gate of the seventy-third transistor is off with the sixth node;

the second auxiliary inverter further comprises a eighty-first transistor, and both a gate and a drain of the eighty-first transistor are electrically coupled to the second low frequency clock signal source, and a source is electrically coupled to the gate of the eighty-third transistor; an eighty-second transistor, and a gate of the eighty-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the gate of the eighty-third transistor, and a source is electrically coupled to the constant low voltage level; and the gate of the eighty-third transistor is off with the seventh node.

A stage transfer employed by the scan driving circuit is that the N−1th stage transfers signals to the Nth stage.

The pull-up part comprises a twenty-first transistor, and a gate of the twenty-first transistor is electrically coupled to the first node, and a drain is electrically coupled to a clock signal, and a source is electrically coupled to the output end;

the transfer part comprises a twenty-second transistor, and a gate of the twenty-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the clock signal, and a source is electrically coupled to a driving output end;

the boost capacitor part comprises a capacitor, and one end of the capacitor is electrically coupled to the first node, and the other end is electrically coupled to the output end.

In the first level connection of the scan driving circuit, both the gate and the drain of the eleventh transistor are electrically coupled to an activation signal end of the circuit.

A waveform duty ratio of the clock signal cannot be larger than 25/75.

The waveform duty ratio of the clock signal is 25/75.

A signal output waveform of the first node appears to be convex.

The first low frequency clock source and the second low frequency clock source are two low frequency clock sources that phases are completely opposite.

The clock signal comprises four sets of clock signals: a first clock signal, a second clock signal, a third clock signal, a fourth clock signal. When the clock signal is the third clock signal, the M+2 set clock signal is the first clock signal. When the clock signal is the fourth clock signal, the M+2 set clock signal is the second clock signal.

The benefits of the present invention are: the present invention provides a scan driving circuit for the oxide semiconductor thin film transistors. The pull-down holding circuit part of the circuit comprises a first pull-down holding module and a second pull-down holding module, which alternately work. The first pull-down holding module comprises a first main inverter and a first auxiliary inverter with introducing a constant low voltage level; the second pull-down holding module comprises a second main inverter and a second auxiliary inverter with introducing a constant low voltage level; setting the constant low voltage level<the second negative voltage level<the first negative voltage level, the influence of electrical property of the oxide semiconductor thin film transistors to the scan driving circuit, particularly the bad function due to the electric leakage issue, can be prevented to ensure that the pull-down holding circuit part can be normally pulled down in the functioning period and at higher voltage level in a non-functioning period to effectively maintain the first node and the output end at low voltage level. Meanwhile, the first pull-down holding module and the second pull-down holding module alternately work which can alleviate the electrical stress effect of the elements caused by the long period of working time and extend the lifetime of the circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

In order to better understand the characteristics and technical aspect of the invention, please refer to the following detailed description of the present invention is concerned with the diagrams, however, provide reference to the accompanying drawings and description only and is not intended to be limiting of the invention.

In the drawings:

FIG. 1 is a circuit diagram of a scan driving circuit for oxide semiconductor thin film transistors according to the first embodiment of the present invention;

FIG. 2 is a circuit diagram of the first level GOA unit according to the first embodiment shown in FIG. 1;

FIG. 3 is a circuit diagram of a scan driving circuit for oxide semiconductor thin film transistors according to the second embodiment of the present invention;

FIG. 4 is a circuit diagram of a scan driving circuit for oxide semiconductor thin film transistors according to the third embodiment of the present invention;

FIG. 5 is a circuit diagram of a scan driving circuit for oxide semiconductor thin film transistors according to the fourth embodiment of the present invention; and

FIG. 6 is an output waveform diagram of the waveform settings and the key nodes in a scan driving circuit for oxide semiconductor thin film transistors according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

For better explaining the technical solution and the effect of the present invention, the present invention will be further described in detail with the accompanying drawings and the specific embodiments.

Please refer to FIGS. 1-2, which are a scan driving circuit for oxide semiconductor thin film transistors according to the first embodiment of the present invention. As shown in FIG. 1, the scan driving circuit for the oxide semiconductor thin film transistors is a scan driving circuit for indium gallium zinc oxide (IGZO) thin film transistor, comprising a plurality of GOA (Gate Drive on Array) units, which are cascade connected, and N is set to be a positive integer and the Nth GOA unit comprises a pull-up control part 100, a pull-up part 200, a transfer part 300, a first pull-down part 400, a bootstrap capacitor part 500 and a pull-down holding part 600.

The components of the respective parts and the specific connections are described below:

The pull-up control part 100 comprises an eleventh transistor T11, and a gate of the eleventh transistor T11 is electrically coupled to a driving output end of a N−1th GOA unit which is the former stage of the Nth GOA unit, and a drain is electrically coupled to an output end ST(N−1) of the N−1th GOA unit which is the former stage of the Nth GOA unit, and a source is electrically coupled to a first node Q(N);

the pull-up part 200 comprises a twenty-first transistor T21, and a gate of the twenty-first transistor T21 is electrically coupled to the first node Q(N), and a drain is electrically coupled to a clock signal CK(M), and a source is electrically coupled to the output end G(N);

the transfer part 300 comprises a twenty-second transistor T22, and a gate of the twenty-second transistor T22 is electrically coupled to the first node Q(N), and a drain is electrically coupled to the clock signal CK(M), and a source is electrically coupled to a driving output end ST(N);

the first pull-down part 400 merely comprises a forty-first transistor T41, and a gate of the forty-first transistor T41 is electrically coupled to a M+2 set clock signal CK(M+2), and a drain is electrically coupled to the first node Q(N), and a source is electrically coupled to a second negative voltage level VSS2;

the boost capacitor part 500 comprises a capacitor Cb, and one end of the capacitor Cb is electrically coupled to the first node Q(N), and the other end is electrically coupled to the output end G(N);

the pull-down holding circuit part 600 comprises: a first pull-down holding module 601 and a second pull-down holding module 602, the first pull-down holding module 601 and the second pull-down holding module 602 alternately work;

the first pull-down holding module 601 comprises a fifty-first transistor T51, and both a gate and a drain of the fifty-first transistor T51 are electrically coupled to a first low frequency clock signal source LC1, and a source is electrically coupled to a sixth node U(N); a fifty-second transistor T52, and a gate of the fifty-second transistor T52 is electrically coupled to the first node Q(N), and a drain is electrically coupled to the sixth node U(N), and a source is electrically coupled to a first negative voltage level VSS1; a fifty-third transistor T53, and a gate of the fifty-third transistor T53 is electrically coupled to the sixth node U(N), and a drain is electrically coupled to the first low frequency clock signal source LC1, and a source is electrically coupled to a second node P(N); a fifty-fourth transistor T54, and a gate of the fifty-fourth transistor T54 is electrically coupled to the first node Q(N), and a drain is electrically coupled to the second node P(N), and a source is electrically coupled to a third node K(N); a seventy-first transistor T71, and both a gate and a drain of the seventy-first transistor T71 are electrically coupled to the first low frequency clock signal source LC1, and a source is electrically coupled to the gate of the seventy-third transistor T73; a seventy-second transistor T72, and a gate of the seventy-second transistor T72 is electrically coupled to the first node Q(N), and a drain is electrically coupled to the gate of the seventy-third transistor T73, and a source is electrically coupled to the constant low voltage level DCL; a seventy-third transistor T73, and a gate of the seventy-third transistor T73 is electrically coupled to the source of the seventy-first transistor T71, and a drain is electrically coupled to the first low frequency clock signal source LC1, and a source is electrically coupled to the third node K(N); a seventy-fourth transistor T74, and a gate of the seventy-fourth transistor T74 is electrically coupled to the first node Q(N), and a drain is electrically coupled to the third node K(N), and a source is electrically coupled to a constant low voltage level DCL; a forty-second transistor T42, and a gate of the forty-second transistor T42 is electrically coupled to the second node P(N), and a drain is electrically coupled to the first node Q(N), and a source is electrically coupled to the second negative voltage level VSS2; a thirty-second transistor T32, and a gate of the thirty-second transistor T32 is electrically coupled to the second node P(N), and a drain is electrically coupled to the output end G(N), and a source is electrically coupled to the first negative voltage level VSS1.

The second pull-down holding module 602 comprises a sixty-first transistor T61, and both a gate and a drain of the sixty-first transistor T61 are electrically coupled to a second low frequency clock signal source LC2, and a source is electrically coupled to a seventh node LC2; a sixty-second transistor T62, and a gate of the sixty-second transistor T62 is electrically coupled to the first node Q(N), and a drain is electrically coupled to the seventh node V(N), and a source is electrically coupled to a first negative voltage level VSS1; a sixty-third transistor T63, and a gate of the sixty-third transistor T63 is electrically coupled to the seventh node V(N), and a drain is electrically coupled to the second low frequency clock signal source LC2, and a source is electrically coupled to the fourth node S(N); a sixty-fourth transistor T64, and a gate of the sixty-fourth transistor T64 is electrically coupled to the first node Q(N), and a drain is electrically coupled to the fourth node S(N), and a source is electrically coupled to a fifth node T(N); an eighty-first transistor T81, and both a gate and a drain of the eighty-first transistor T81 are electrically coupled to the second low frequency clock signal source LC2, and a source is electrically coupled to the gate of the eighty-third transistor T83; an eighty-second transistor T82, and a gate of the eighty-second transistor T82 is electrically coupled to the first node Q(N), and a drain is electrically coupled to the gate of the eighty-third transistor T83, and a source is electrically coupled to the constant low voltage level DCL; an eighty-third transistor T83, and a gate of the eighty-third transistor T83 is electrically coupled to the source of the eighty-first transistor T81, and a drain is electrically coupled to the second low frequency clock signal source LC2, and a source is electrically coupled to the fifth node T(N); an eighty-fourth transistor T84, and a gate of the eighty-fourth transistor T84 is electrically coupled to the first node Q(N), and a drain is electrically coupled to the fifth node T(N), and a source is electrically coupled to a constant low voltage level DCL; a forty-third transistor T43, and a gate of the forty-third transistor T43 is electrically coupled to the fourth node S(N), and a drain is electrically coupled to the first node Q(N), and a source is electrically coupled to the second negative voltage level VSS2; a thirty-third transistor T33, and a gate of the thirty-third transistor T33 is electrically coupled to the fourth node S(N), and a drain is electrically coupled to the output end G(N), and a source is electrically coupled to the first negative voltage level VSS1.

Specifically, first, a relation of the first negative voltage level VSS1, the second negative voltage level VSS2 and the constant low voltage level DCL is: the constant low voltage level DCL<the second negative voltage level VSS2<the first negative voltage level VSS1.

Then, a stage transfer employed by the scan driving circuit is that the N−1th stage transfers signals to the Nth stage, and as shown in FIG. 2, in the first level connection of the scan driving circuit, both the gate and the drain of the eleventh transistor T11 are electrically coupled to an activation signal end STV of the circuit.

Again, in the first pull-down part 400, only the forty-first transistor T41 is in charge of pulling down the first node Q(N), and the gate of the forty-first transistor T41 is electrically coupled to the M+2 set clock signal, and the source of the T41 is electrically coupled to the second negative voltage level VSS2. The clock signal CK(M) comprises four sets of clock signals: a first clock signal CK(1), a second clock signal CK(2), a third clock signal CK(3), and a fourth clock signal CK(4). When the clock signal CK(M) is the third clock signal CK(3), the M+2 set clock signal CK(M+2) is the first clock signal CK(1). When the clock signal CK(M) is the fourth clock signal CK(4), the M+2 set clock signal CK(M+2) is the second clock signal CK(2). Moreover, a waveform duty ratio of the clock signal CK(M) cannot be larger than 25/75 for ensuring that a signal output waveform of the first node Q(N) appears to be convex. Preferably, the waveform duty ratio of the clock signal CK(M) is 25/75.

Significantly, the pull-down holding circuit part 600 is designed to be two alternately working pull-down holding modules, i.e. the first pull-down holding module 601 and the second pull-down holding module 602. By alternately functioning the first pull-down holding module 601 and the second pull-down holding module 602, the electrical stress effect of the elements caused by the long period of working time can be alleviated to extend the lifetime of the circuit. The first low frequency clock signal source LC1 controls the first pull-down holding module 601, and the second low frequency clock signal source LC2 controls the second pull-down holding module 602. The first low frequency clock source and the second low frequency clock source are two low frequency clock sources that phases are completely opposite for alternately functioning the first pull-down holding module 601 and the second pull-down holding module 602.

Either the first pull-down holding module 601 or the second pull-down holding module 602 employs a special double inverters design. The fifty-first transistor T51, the fifty-second transistor T52, the fifty-third transistor T53, the fifty-fourth transistor T54 construct a first main inverter, and the first main inverter is employed to control the thirty-second transistor T32 and the forty-second transistor T42; the seventy-first transistor T71, the seventy-second transistor T72, the seventy-third transistor T73 and the seventy-fourth transistor T74 construct a first auxiliary inverter, and the first auxiliary inverter is employed to provide a low voltage level to the first main inverter in a functioning period, and a proper high voltage level to the first main inverter in a non-functioning period.

The sixty-first transistor T61, the sixty-second transistor T62, the sixty-third transistor T63, the sixty-fourth transistor T64 construct a second main inverter, and the second main inverter is employed to control the thirty-third transistor T33 and the forty-third transistor T43; the eighty-first transistor T81, the eighty-second transistor T82, the eighty-third transistor T83, the eighty-fourth transistor T84 construct a second auxiliary inverter, and the second auxiliary inverter is employed to provide a low voltage level to the second main inverter in a functioning period, and a high voltage level to the second main inverter in a non-functioning period.

The first pull-down holding module 601 is illustrated for description in the following.

The first main inverter in the first pull-down holding module 601 is to control the two transistors, the thirty-second transistor T32 and the forty-second transistor T42. The first auxiliary inverter is to provide a low voltage level to the first main inverter in a functioning period, and a proper high voltage level to the first main inverter in a non-functioning period for reducing the electric leakage of the fifty-fourth transistor T54 to ensure that the first main inverter generates higher voltage level in the non-functioning period.

In the functioning period, after the first auxiliary inverter is driven by high/low voltages, the first low frequency clock signal source LC1 and the constant low voltage level DCL, the fifty-second transistor T52 is pulled down to the first negative voltage level VSS1, and the seventy-fourth transistor T74, seventy-second transistor T72 are activated and pull down the first low frequency clock signal source LC1 to make the third node K(N) become lower voltage level when the first node Q(N) is high voltage level. The second node P(N) is also pulled down to a lower voltage level. That is to say, the first auxiliary inverter provides a low voltage level to the first main inverter in a functioning period to prevent that the electric leakages happen to the thirty-second transistor T32, the forty-second transistor T42 because the threshold voltages are lower and the physical property of approaching 0V. Then, the pull-down holding circuit part 600 can be normally pulled down in the functioning period.

In the non-functioning period, all of the fifty-second transistor T52, the fifty-fourth transistor T54, the seventy-second transistor T72, the seventy-fourth transistor T74 are deactivated and off. Because the gate of the fifty-fourth transistor T54 is electrically coupled to the first node Q(N), and the source is electrically coupled to the third node K(N), and the gate of the fifty-fourth transistor T54 is negative voltage level and the source is positive voltage level, such Vgs is a relatively pretty negative voltage level, and the fifty-fourth transistor T54 can be off very well to reduce its electrical leakage. That is to say, the first auxiliary inverter provides a proper high voltage level to the first main inverter in a non-functioning period for reducing the electric leakage of the fifty-fourth transistor T54 to ensure that the pull-down holding circuit part 600 is at higher voltage level in the non-functioning period to effectively maintain the first node Q(N) and the output end G(N) at low voltage level. Besides, as the third node K(N) is high voltage level, it also has a function of resistance divider which can push the voltage level of the second node P(N) to be higher and therefore, to stable the voltage level of the second node P(N).

The second pull-down holding module 602 alternately work with the first pull-down holding module 601, and the working model is the same as the working model of the first pull-down holding module 601. A repeated description will be omitted here.

Please refer to FIG. 3, which is a scan driving circuit for oxide semiconductor thin film transistors according to the second embodiment of the present invention. The difference of the second embodiment from the first embodiment is, the source of the forty-first transistor T41 is electrically coupled to the output end G(N). By electrically coupling the source of the forty-first transistor T41 to the output end G(N), the electrical leakage of the first node Q(N) in the functioning period via the forty-first transistor T41 can be reduced. Beside this, the parts of the same indicated numbers in FIG. 3 and FIG. 1 have the same components, connections, functions and operation principles. A repeated description will be omitted here.

Please refer to FIG. 4, which is a circuit diagram of a scan driving circuit for oxide semiconductor thin film transistors according to the third embodiment of the present invention. The difference of the third embodiment from the first embodiment is that the seventy-first transistor T71 and the seventy-second transistor T72 are removed from the first auxiliary inverter part. The gate of the seventy-third transistor T73 is electrically coupled to the sixth node U(N) and the first auxiliary inverter is constructed merely with the seventy-third transistor T73 and the seventy-fourth transistor T74. The first auxiliary inverter utilizes the sixth node U(N) in the first main inverter to control the seventy-third transistor T73.

The eighty-first transistor T81 and the eighty-second transistor T82 are erased from the second auxiliary inverter part. The gate of the eighty-third transistor T83 is electrically coupled to the seventh node V(N) and the second auxiliary inverter is constructed merely with the eighty-third transistor T83 and the eighty-fourth transistor T84. The second auxiliary inverter utilizes the seventh node V(N) in the second main inverter to control the eighty-third transistor T83.

With the aforesaid improvement, the element amount of the first, second auxiliary inverters can be decreased without extra elements for generating waveform similar to the sixth node U(N), the seventh node V(N) to control the seventy-third transistor T73, the eighty-third transistor T83.

The first pull-down holding module 601 is illustrated here. In the functioning period, after the first auxiliary inverter is driven by high/low voltages, the first low frequency clock signal source LC1 and the constant low voltage level DCL via the sixth node U(N), the fifty-second transistor T52 is pulled down to the first negative voltage level VSS1, and the seventy-fourth transistor T74 is activated and pull down the first low frequency clock signal source LC1 to make the third node K(N) become lower voltage level when the first node Q(N) is high voltage level. The second node P(N) is also pulled down to a lower voltage level. That is to say, the first auxiliary inverter provides a low voltage level to the first main inverter in a functioning period to prevent that the electric leakages happen to the thirty-second transistor T32, the forty-second transistor T42 because the threshold voltages are lower and the physical property of approaching 0V. Then, the pull-down holding circuit part 600 can be normally pulled down in the functioning period.

In the non-functioning period, all of the fifty-second transistor T52, the fifty-fourth transistor T54, the seventy-fourth transistor T74 are deactivated and off. Because the gate of the fifty-fourth transistor T54 is electrically coupled to the first node Q(N), and the source is electrically coupled to the third node K(N), and the gate of the fifty-fourth transistor T54 is negative voltage level and the source is positive voltage level, such Vgs is a relatively pretty negative voltage level, and the fifty-fourth transistor T54 can be off very well to reduce its electrical leakage. That is to say the first auxiliary inverter provides a proper high voltage level to the first main inverter in a non-functioning period for reducing the electric leakage of the fifty-fourth transistor T54 to ensure that the pull-down holding circuit part 600 is at higher voltage level in the non-functioning period to effectively maintain the first node Q(N) and the output end G(N) at low voltage level. Besides, as the third node K(N) is high voltage level, it also has a function of resistance divider which can push the voltage level of the second node P(N) to be higher and therefore, to stable the voltage level of the second node P(N).

The second pull-down holding module 602 alternately works with the first pull-down holding module 601, and the working model is the same as the working model of the first pull-down holding module 601. Besides this, the parts of the same indicated numbers in FIG. 4 and FIG. 1 have the same components, connections, functions and operation principles. A repeated description will be omitted here.

Please refer to FIG. 5, which is a circuit diagram of a scan driving circuit for oxide semiconductor thin film transistors according to the fourth embodiment of the present invention. The difference of the fourth embodiment from the third embodiment is that the source of the forty-first transistor T41 is electrically coupled to the output end G(N). By electrically coupling the source of the forty-first transistor T41 to the output end G(N), the electrical leakage of the first node Q(N) in the functioning period via the forty-first transistor T41 can be reduced. Besides this, the parts of the same indicated numbers in FIG. 5 and FIG. 4 have the same components, connections, functions and operation principles. A repeated description will be omitted here.

Please refer to FIG. 6, which is an output waveform diagram of the waveform settings and the key nodes in a scan driving circuit for oxide semiconductor thin film transistors according to the present invention. The SW is an activation signal; the CK(1)-CK(4) are clock signals of the circuit, which show here is that the waveform duty ratio of the clock signal is 25/75 for preventing the influence of the clock signal waveform to the forty-first transistor T41 in the first pull-down part 400 and ensuring that a signal output waveform of the first node Q(N) appears to be convex. The VSS1, VSS2, DCL are inputted constant control signals and DCL<VSS2<VSS1. The specific voltage values can be set according to the demands for actual panel drive and the property of the element; the first low frequency clock source and the second low frequency clock source are two low frequency clock sources that phases are completely opposite that the first pull-down holding module 601 and the second pull-down holding module 602 can alternately function and work to alleviate the electrical stress effect of the first pull-down holding module 601 or the second pull-down holding module 602 caused by the long period of working time; others are waveforms of the output signals at circuit key nodes. As shown in the figure: the signal output waveform of the first node Q(N) appears to be convex, and the output end G(N) normally outputs; in the non-functioning period, the first node Q(N) and the output end G(N) are at low voltage level.

In conclusion, the pull-down holding circuit part of the scan driving circuit for the oxide semiconductor thin film transistor according to the present invention comprises a first pull-down holding module and a second pull-down holding module which alternately work. The first pull-down holding module comprises a first main inverter and a first auxiliary inverter with introducing a constant low voltage level; the second pull-down holding module comprises a second main inverter and a second auxiliary inverter with introducing a constant low voltage level; setting the constant low voltage level<the second negative voltage level<the first negative voltage level, the influence of electrical property of the oxide semiconductor thin film transistors to the scan driving circuit, particularly the bad function due to the electric leakage issue, can be prevented to ensure that the pull-down holding circuit part can be normally pulled down in the functioning period and at higher voltage level in a non-functioning period to effectively maintain the first node and the output end at low voltage level. Meanwhile, the first pull-down holding module and the second pull-down holding module alternately work which can alleviate the electrical stress effect of the elements caused by the long period of working time and extend the lifetime of the circuit.

The above are only specific embodiments of the present invention, the scope of the present invention is not limited to this, and to any persons who are skilled in the art, change or replacement that is easily derived should be covered by the protected scope of the invention. Thus, the protected scope of the invention should go by the subject claims. 

What is claimed is:
 1. A scan driving circuit for oxide semiconductor thin film transistors, comprising: a plurality of GOA (Gate Drive On Array) units which are cascade connected, and N is set to be a positive integer and the Nth GOA unit comprises a pull-up control part, a pull-up part, a transfer part, a first pull-down part, a bootstrap capacitor part and a pull-down holding part; the pull-up control part comprises an eleventh transistor, and a gate of the eleventh transistor is electrically coupled to a driving output end of a N−1th GOA unit which is the former stage of the Nth GOA unit, and a drain is electrically coupled to an output end of the N−1th GOA unit which is the former stage of the Nth GOA unit, and a source is electrically coupled to a first node; the first pull-down part comprises a forty-first transistor, and a gate of the forty-first transistor is electrically coupled to a M+2 set clock signal, and a drain is electrically coupled to the first node, and a source is electrically coupled to a second negative voltage level or an output end; the pull-down holding part comprises: a first pull-down holding module and a second pull-down holding module, and the first pull-down holding module and the second pull-down holding module alternately work; the first pull-down holding module comprises a fifty-first transistor, and both a gate and a drain of the fifty-first transistor are electrically coupled to a first low frequency clock signal source, and a source is electrically coupled to a sixth node; a fifty-second transistor, and a gate of the fifty-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the sixth node, and a source is electrically coupled to a first negative voltage level; a fifty-third transistor, and a gate of the fifty-third transistor is electrically coupled to the sixth node, and a drain is electrically coupled to the first low frequency clock signal source, and a source is electrically coupled to a second node; a fifty-fourth transistor, and a gate of the fifty-fourth transistor is electrically coupled to the first node, and a drain is electrically coupled to the second node, and a source is electrically coupled to a third node; a seventy-first transistor, and both a gate and a drain of the seventy-first transistor are electrically coupled to the first low frequency clock signal source, and a source is electrically coupled to a gate of a seventy-third transistor; a seventy-second transistor, and a gate of the seventy-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the gate of the seventy-third transistor, and a source is electrically coupled to the constant low voltage level; a seventy-third transistor, and a gate of the seventy-third transistor is electrically coupled to a source of the seventy-first transistor and a drain of the seventy-second transistor, and a drain is electrically coupled to the first low frequency clock signal source, and a source is electrically coupled to the third node; a seventy-fourth transistor, and a gate of the seventy-fourth transistor is electrically coupled to the first node, and a drain is electrically coupled to the third node, and a source is electrically coupled to a constant low voltage level; a forty-second transistor, and a gate of the forty-second transistor is electrically coupled to the second node, and a drain is electrically coupled to the first node, and a source is electrically coupled to the second negative voltage level; a thirty-second transistor, and a gate of the thirty-second transistor is electrically coupled to the second node, and a drain is electrically coupled to the output end, and a source is electrically coupled to the first negative voltage level; the fifty-first transistor, the fifty-second transistor, the fifty-third transistor, the fifty-fourth transistor construct a first main inverter, and the first main inverter is employed to control the thirty-second transistor and the forty-second transistor; the seventy-first transistor, the seventy-second transistor, the seventy-third transistor and the seventy-fourth transistor construct a first auxiliary inverter, and the first auxiliary inverter is employed to provide a low voltage level to the first main inverter in a functioning period, and a high voltage level to the first main inverter in a non-functioning period; the second pull-down holding module comprises a sixty-first transistor, and both a gate and a drain of the sixty-first transistor are electrically coupled to a second low frequency clock signal source, and a source is electrically coupled to a seventh node; a sixty-second transistor, and a gate of the sixty-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the seventh node, and a source is electrically coupled to a first negative voltage level; a sixty-third transistor, and a gate of the sixty-third transistor is electrically coupled to the seventh node, and a drain is electrically coupled to the second low frequency clock signal source, and a source is electrically coupled to the fourth node; a sixty-fourth transistor, and a gate of the sixty-fourth transistor is electrically coupled to the first node, and a drain is electrically coupled to the fourth node, and a source is electrically coupled to a fifth node; an eighty-first transistor, and both a gate and a drain of the eighty-first transistor are electrically coupled to the second low frequency clock signal source, and a source is electrically coupled to the gate of the eighty-third transistor; an eighty-second transistor, and a gate of the eighty-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the gate of the eighty-third transistor, and a source is electrically coupled to the constant low voltage level DCL; an eighty-third transistor, and a gate of the eighty-third transistor is electrically coupled to a source of the eighty-first transistor and a drain of the eighty-second transistor, and a drain is electrically coupled to the second low frequency clock signal source, and a source is electrically coupled to the fifth node; an eighty-fourth transistor, and a gate of the eighty-fourth transistor is electrically coupled to the first node, and a drain is electrically coupled to the fifth node, and a source is electrically coupled to a constant low voltage level; a forty-third transistor, and a gate of the forty-third transistor is electrically coupled to the fourth node, and a drain is electrically coupled to the first node, and a source is electrically coupled to the second negative voltage level; a thirty-third transistor, and a gate of the thirty-third transistor is electrically coupled to the fourth node, and a drain is electrically coupled to the output end, and a source is electrically coupled to the first negative voltage level; the sixty-first transistor, the sixty-second transistor, the sixty-third transistor, the sixty-fourth transistor construct a second main inverter, and the second main inverter is employed to control the thirty-third transistor and the forty-third transistor; the eighty-first transistor, the eighty-second transistor, the eighty-third transistor and the eighty-fourth transistor construct a second auxiliary inverter, and the second auxiliary inverter is employed to provide a low voltage level to the second main inverter in a functioning period, and a high voltage level to the second main inverter in a non-functioning period; a relationship among the first negative voltage level, the second negative voltage level and the constant low voltage level is that the constant low voltage level is lower than the second negative voltage level, which is in turn lower than the first negative voltage level.
 2. The scan driving circuit for the oxide semiconductor thin film transistors according to claim 1, wherein a stage transfer employed by the scan driving circuit is that the N−1th stage transfers signals to the Nth stage.
 3. The scan driving circuit for the oxide semiconductor thin film transistors according to claim 1, wherein the pull-up part comprises a twenty-first transistor, and a gate of the twenty-first transistor is electrically coupled to the first node, and a drain is electrically coupled to a clock signal, and a source is electrically coupled to the output end; the transfer part comprises a twenty-second transistor, and a gate of the twenty-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the clock signal, and a source is electrically coupled to a driving output end; the bootstrap capacitor part comprises a capacitor, and one end of the capacitor is electrically coupled to the first node, and the other end is electrically coupled to the output end.
 4. The scan driving circuit for the oxide semiconductor thin film transistors according to claim 1, wherein in a first level connection of the scan driving circuit, both the gate and the drain of the eleventh transistor are electrically coupled to an activation signal end of the circuit.
 5. The scan driving circuit for the oxide semiconductor thin film transistors according to claim 3, wherein a waveform duty ratio of the clock signal cannot be larger than 25/75.
 6. The scan driving circuit for the oxide semiconductor thin film transistors according to claim 5, wherein the waveform duty ratio of the clock signal is 25/75.
 7. The scan driving circuit for the oxide semiconductor thin film transistors according to claim 1, wherein a signal output waveform of the first node appears to be convex.
 8. The scan driving circuit for the oxide semiconductor thin film transistors according to claim 1, wherein the first low frequency clock source and the second low frequency clock source are two low frequency clock sources that phases are completely opposite.
 9. The scan driving circuit for the oxide semiconductor thin film transistors according to claim 3, wherein the clock signal comprises four sets of clock signals: a first clock signal, a second clock signal, a third clock signal, a fourth clock signal, and when the clock signal is the third clock signal, the M+2 set clock signal is the first clock signal, and when the clock signal is the fourth clock signal, the M+2 set clock signal is the second clock signal.
 10. A scan driving circuit for oxide semiconductor thin film transistors, comprising: a plurality of GOA (Gate Drive On Array) units which are cascade connected, and N is set to be a positive integer and the Nth GOA unit comprises a pull-up control part, a pull-up part, a transfer part, a first pull-down part, a bootstrap capacitor part and a pull-down holding part; the pull-up control part comprises an eleventh transistor, and a gate of the eleventh transistor is electrically coupled to a driving output end of a N−1th GOA unit which is the former stage of the Nth GOA unit, and a drain is electrically coupled to an output end of the N−1th GOA unit which is the former stage of the Nth GOA unit, and a source is electrically coupled to a first node; the first pull-down part comprises a forty-first transistor, and a gate of the forty-first transistor is electrically coupled to a M+2 set clock signal, and a drain is electrically coupled to the first node, and a source is electrically coupled to a second negative voltage level or an output end; the pull-down holding part comprises: a first pull-down holding module and a second pull-down holding module, and the first pull-down holding module and the second pull-down holding module alternately work; the first pull-down holding module comprises a fifty-first transistor, and both a gate and a drain of the fifty-first transistor are electrically coupled to a first low frequency clock signal source, and a source is electrically coupled to a sixth node; a fifty-second transistor, and a gate of the fifty-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the sixth node, and a source is electrically coupled to a first negative voltage level; a fifty-third transistor, and a gate of the fifty-third transistor is electrically coupled to the sixth node, and a drain is electrically coupled to the first low frequency clock signal source, and a source is electrically coupled to a second node; a fifty-fourth transistor, and a gate of the fifty-fourth transistor is electrically coupled to the first node, and a drain is electrically coupled to the second node, and a source is electrically coupled to a third node; a seventy-first transistor, and both a gate and a drain of the seventy-first transistor are electrically coupled to the first low frequency clock signal source, and a source is electrically coupled to a gate of a seventy-third transistor; a seventy-second transistor, and a gate of the seventy-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the gate of the seventy-third transistor, and a source is electrically coupled to the constant low voltage level; a seventy-third transistor, and a gate of the seventy-third transistor is electrically coupled to a source of the seventy-first transistor and a drain of the seventy-second transistor, and a drain is electrically coupled to the first low frequency clock signal source, and a source is electrically coupled to the third node; a seventy-fourth transistor, and a gate of the seventy-fourth transistor is electrically coupled to the first node, and a drain is electrically coupled to the third node, and a source is electrically coupled to a constant low voltage level; a forty-second transistor, and a gate of the forty-second transistor is electrically coupled to the second node, and a drain is electrically coupled to the first node, and a source is electrically coupled to the second negative voltage level; a thirty-second transistor, and a gate of the thirty-second transistor is electrically coupled to the second node, and a drain is electrically coupled to the output end, and a source is electrically coupled to the first negative voltage level; the fifty-first transistor, the fifty-second transistor, the fifty-third transistor, the fifty-fourth transistor construct a first main inverter, and the first main inverter is employed to control the thirty-second transistor and the forty-second transistor; the seventy-first transistor, the seventy-second transistor, the seventy-third transistor and the seventy-fourth transistor construct a first auxiliary inverter, and the first auxiliary inverter is employed to provide a low voltage level to the first main inverter in a functioning period, and a high voltage level to the first main inverter in a non-functioning period; the second pull-down holding module comprises a sixty-first transistor, and both a gate and a drain of the sixty-first transistor are electrically coupled to a second low frequency clock signal source, and a source is electrically coupled to a seventh node; a sixty-second transistor, and a gate of the sixty-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the seventh node, and a source is electrically coupled to a first negative voltage level; a sixty-third transistor, and a gate of the sixty-third transistor is electrically coupled to the seventh node, and a drain is electrically coupled to the second low frequency clock signal source, and a source is electrically coupled to the fourth node; a sixty-fourth transistor, and a gate of the sixty-fourth transistor is electrically coupled to the first node, and a drain is electrically coupled to the fourth node, and a source is electrically coupled to a fifth node; an eighty-first transistor, and both a gate and a drain of the eighty-first transistor are electrically coupled to the second low frequency clock signal source, and a source is electrically coupled to the gate of the eighty-third transistor; an eighty-second transistor, and a gate of the eighty-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the gate of the eighty-third transistor, and a source is electrically coupled to the constant low voltage level DCL; an eighty-third transistor, and a gate of the eighty-third transistor is electrically coupled to a source of the eighty-first transistor and a drain of the eighty-second transistor, and a drain is electrically coupled to the second low frequency clock signal source, and a source is electrically coupled to the fifth node; an eighty-fourth transistor, and a gate of the eighty-fourth transistor is electrically coupled to the first node, and a drain is electrically coupled to the fifth node, and a source is electrically coupled to a constant low voltage level; a forty-third transistor, and a gate of the forty-third transistor is electrically coupled to the fourth node, and a drain is electrically coupled to the first node, and a source is electrically coupled to the second negative voltage level; a thirty-third transistor, and a gate of the thirty-third transistor is electrically coupled to the fourth node, and a drain is electrically coupled to the output end, and a source is electrically coupled to the first negative voltage level; the sixty-first transistor, the sixty-second transistor, the sixty-third transistor, the sixty-fourth transistor construct a second main inverter, and the second main inverter is employed to control the thirty-third transistor and the forty-third transistor; the eighty-first transistor, the eighty-second transistor, the eighty-third transistor and the eighty-fourth transistor construct a second auxiliary inverter, and the second auxiliary inverter is employed to provide a low voltage level to the second main inverter in a functioning period, and a high voltage level to the second main inverter in a non-functioning period; a relationship among the first negative voltage level, the second negative voltage level and the constant low voltage level is that the constant low voltage level is lower than the second negative voltage level, which is in turn lower than the first negative voltage level; wherein the pull-up part comprises a twenty-first transistor, and a gate of the twenty-first transistor is electrically coupled to the first node, and a drain is electrically coupled to a clock signal, and a source is electrically coupled to the output end; the transfer part comprises a twenty-second transistor, and a gate of the twenty-second transistor is electrically coupled to the first node, and a drain is electrically coupled to the clock signal, and a source is electrically coupled to a driving output end; the bootstrap capacitor part comprises a capacitor, and one end of the capacitor is electrically coupled to the first node, and the other end is electrically coupled to the output end; wherein a waveform duty ratio of the clock signal cannot be larger than 25/75; wherein the waveform duty ratio of the clock signal is 25/75; wherein a signal output waveform of the first node appears to be convex.
 11. The scan driving circuit for the oxide semiconductor thin film transistors according to claim 10, wherein a stage transfer mode is that the N−1th stage transfers signals to the Nth stage.
 12. The scan driving circuit for the oxide semiconductor thin film transistors according to claim 10, wherein in a first level connection of the scan driving circuit, both the gate and the drain of the eleventh transistor are electrically coupled to an activation signal end of the circuit.
 13. The scan driving circuit for the oxide semiconductor thin film transistors according to claim 10, wherein the first low frequency clock source and the second low frequency clock source are two low frequency clock sources of which phases are completely opposite.
 14. The scan driving circuit for the oxide semiconductor thin film transistors according to claim 10, wherein the clock signal comprises four sets of clock signals: a first clock signal, a second clock signal, a third clock signal, a fourth clock signal, and when the clock signal is the third clock signal, the M+2 set clock signal is the first clock signal, and when the clock signal is the fourth clock signal, the M+2 set clock signal is the second clock signal. 